flat assembler
Message board for the users of flat assembler.

Index > Heap > IBM to introduce power6

Author
Thread Post new topic Reply to topic
tom tobias



Joined: 09 Sep 2003
Posts: 1320
Location: usa
tom tobias
65nm dual core running about 5ghz, apparently operates only with UNIX....
http://news.zdnet.com/2100-9584_22-6185310.html
Perhaps the assembler is proprietary, secret, obscure, and OBFUSCATED!
In such a case, one may assume that a FASM port will arrive soon...
Smile
Post 21 May 2007, 16:59
View user's profile Send private message Reply with quote
LocoDelAssembly
Your code has a bug


Joined: 06 May 2005
Posts: 4633
Location: Argentina
LocoDelAssembly
I want to contribute these links to the thread
http://en.wikipedia.org/wiki/POWER6

http://www.power.org/ <- Lots of POWER arquitecture info

http://www.power.org/resources/downloads/PowerISA_Public.pdf <- The instruction set

Here a fasmPOWER code
Code:
; Clear registers
rept 32 n:0 
{
  xor r#n, r#n, r#n
}    
Wink
Post 21 May 2007, 22:21
View user's profile Send private message Reply with quote
vid
Verbosity in development


Joined: 05 Sep 2003
Posts: 7105
Location: Slovakia
vid
Code:
xor r0, r0, r0    

absolutely unreadable! How would you read it? set r0 to r0 xored by r0?

I think we should use the one-and-only logical order of arguments, and rewrite it like "xor r0, r0, r0" eg. xor r0 with r0 to r0
Post 21 May 2007, 23:34
View user's profile Send private message Visit poster's website AIM Address MSN Messenger ICQ Number Reply with quote
LocoDelAssembly
Your code has a bug


Joined: 06 May 2005
Posts: 4633
Location: Argentina
LocoDelAssembly
Code:
 xor dest, op1, op2    


You read it as store (op1 xor op2) at dest.

Quote:
XOR X-form
xor RA,RS,RB (Rc=0)
xor. RA,RS,RB (Rc=1)

RA <- (RS) xor (RB)
The contents of register RS are XORed with the contents
of register RB and the result is placed into register
RA.
Special Registers Altered:
CR0 (if Rc=1)
Post 22 May 2007, 00:43
View user's profile Send private message Reply with quote
Maverick



Joined: 07 Aug 2006
Posts: 251
Location: Citizen of the Universe
Maverick
dst,srcL,srcR makes more sense to me, because it resembles the math way of doing assignments (x=a^b)

Most of my asm was for the 680x0 family, which is the other way round, so it's not because of prejudice that I say this. Wink

Also, I'm a strong supporter of little endianess while, again, the 680x0 was big endian.

For the rest, I'm as anti-Intel as it could be. The 680x0 had a much more orthogonal instruction set and registers.
Post 22 May 2007, 10:23
View user's profile Send private message Visit poster's website Reply with quote
Display posts from previous:
Post new topic Reply to topic

Jump to:  


< Last Thread | Next Thread >
Forum Rules:
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum
You can attach files in this forum
You can download files in this forum


Copyright © 1999-2020, Tomasz Grysztar.

Powered by rwasa.