Message board for the users of flat assembler.
> Heap > Supermover CPU architecture
Breakthrough New CPU Architecture(upto 500 times faster single thread execution than I7 architecture...per core!!!!)
-1024 cores, 256Kmosfets/core
-40 Tflops, 160 Tips, 512M mosfets
generic flops, not just shader flops!
-4/8/16 way parallel MOV issue
-8 bytes for 4x16 bit (least parallel)
-16 bytes for 8x16bit ... upto...
-32 bytes for 16x16bit (most parallel)
-clock 10ghz (50 inverter delay)
-512 byte latch
-1 MByte 1st level instruction cache
with 16x4 read ports
classic cache - 0 wait state @10ghz
- 4 bits condition / 6 bits source /6 bits destination
- no decoder!
- x86 assembler source code compatible
- 40K mosfets for mover itself
- 512 million mosfets for Kcore
(=upto 160,000 times faster than single I7 core)
- Generic usage... should do well with most if not all algorithms!
-1024 KB data cache shared by 1024 cores
0 wait-state @25ghz
-has only move instructions!!
-32 bit registers (8std.)
-32 bit arithmetic (single float)
-9/18/27/36 bit data
-2 single float multiplies/clock /core
-Architecture allows all instructions
Because hardware is memory mapped
-All 64 registers have 16 write ports and 16 read ports
-Can be implemented with 130nm technology (3 ghz)(13Tflops)
Mask set:150K dollar
6.5 dollar/chip(100000 pieces)
Power consumption100Watt Max./sq.cm
Conclusion: Important Breakthrough
Last edited by rocketsoft on 17 Mar 2017, 10:25; edited 2 times in total
|20 Feb 2017, 13:11||
cost per chip:6.5 dollar
worth:160 Million dollar in todays market!
cost per chip(100K):200 dollar
worth:16 billion dollar
x100K--> 1Million Billion dollar
1G ship: worth 16 Billion Billion dollar
|07 Mar 2017, 03:45||
softbank mayoshi son said, in coming 30 years, iot devices will become like billions of their satellite network subscribers, using arm chips,
~ rich man visions usually come true i guess,
|09 Mar 2017, 10:15||
< Last Thread | Next Thread >
Copyright © 1999-2020, Tomasz Grysztar.
Powered by rwasa.