Fundamentally, this code simply checks for long mode capability and branches to 100:0 for second stage which starts at sector 2 of track 0. See details for explanation.

I've tested this on a few non-emulated systems and would interested on any input on hardware where it doesn't work properly.