Message board for the users of flat assembler.
> Main > Branch Trace Store and Debug Store feature
INTEL 3A/16.4.9 + Figure 16-5
BTS and DS save area.
(Branch Trace Store and Debug Store feature)
Is it necessary (essential ?) to have a different DS_Save_Area for each processor ?
I think so because I get my best results with 4 DS_Area (4 µPs).
That said, i don't understand why it doesn't work properly with a single shared area.
Has someone ever used this feature successfully on a multi-processors system ?
|29 May 2011, 07:09||
< Last Thread | Next Thread >
Copyright © 1999-2020, Tomasz Grysztar. Also on GitHub, YouTube, Twitter.
Website powered by rwasa.