flat assembler
Message board for the users of flat assembler.
![]() |
Author |
|
f0dder 15 Sep 2004, 22:14
You must enable them in a control register - iirc it has to do with context switches and generated faults, but I'm probably wrong and the intel manuals holds your answers.
|
|||
![]() |
|
MCD 17 Sep 2004, 12:51
Well ,I actually already tried many control registers, but none of CR0,CR2,CR3 and CR4 was different before and after a Windows start.
Perhaps some undocumented control registers? |
|||
![]() |
|
MCD 17 Sep 2004, 13:46
![]() ![]() ![]() _________________ MCD - the inevitable return of the Mad Computer Doggy -||__/ .|+-~ .|| || |
|||
![]() |
|
Matrix 17 Sep 2004, 13:48
MCD wrote:
look at the intel.com i have taken a look yesterday and the only example i have found on the fist visit was: how to optimize 3d on SSE ![]() MATRIX |
|||
![]() |
|
MCD 22 Sep 2004, 18:04
![]() ![]() ![]() ![]() ![]() It's as simple as effective: simply SET BIT 9 of CR4, an everything is alright!!! ![]() disabling SSE by resetting this bit works also! (I simply compared these registers before and after Windows started. I think I must have missed this one before) Till now, it is only tested on my Athlon XP+. Has anyone an idea if this works on other CPUs? Anyone an idea? _________________ MCD - the inevitable return of the Mad Computer Doggy -||__/ .|+-~ .|| || |
|||
![]() |
|
f0dder 23 Sep 2004, 15:06
Intel Systems Programming Guide, section 11.4.1: Enabling SIMD Extensions Support... Does *all* SSE instructions fails when bit9 isn't set, or only FXSAVE/FXRSTOR?
|
|||
![]() |
|
MCD 14 Oct 2004, 18:24
On my Athlon XP, ALL SSE-instructions fail, not just FXSAVE/FXRSTOR.
|
|||
![]() |
|
< Last Thread | Next Thread > |
Forum Rules:
|
Copyright © 1999-2025, Tomasz Grysztar. Also on GitHub, YouTube.
Website powered by rwasa.