This may be hay but I hope to ask about setting up bare metal scaffolding for running asm, more specifically setting BB init evironments for NXP1114 thru say STMF4 level cores (M0-M4).

My inclinations is to wish for the same intvecs. hahaha.

So my question is about the commonality of the INT Vectors.

Do the ARM cores in the M0-M4 range share 'core' (COLD at zero, thru some standard subset) int vec, ordered such that varaiant functions are tagged on to the end of the intvec's?

Or does each variant have it's own to cope with?

TIA, (Thanks In Advance), Clyde

All ARM cores have the standard set of interrupt vectors.

As it should be. Tx. Documentation from ARM does not address commonalities very well I think.
In trying to do simple LED tests on eval kit boards in ASM I reviled the cut and paste documentation on the Control Registers for the GPIO where for each bit the doc simply states 'set this bit for this functionality', all the while my knowledge tells me many will do just that and brick their devices, because the other bits matter in every update/usage!