flat assembler
Message board for the users of flat assembler.
 Home   FAQ   Search   Register 
 Profile   Log in to check your private messages   Log in 
flat assembler > Examples and Tutorials > Intel® 64 Architecture Processor Topology Enumeration

Author
Thread Post new topic Reply to topic
yeohhs



Joined: 19 Jan 2004
Posts: 151
Location: N 5.43564° E 100.3091°

Intel® 64 Architecture Processor Topology Enumeration

An interesting article (with source codes) from Intel.
https://software.intel.com/en-us/articles/intel-64-architecture-processor-topology-enumeration


Quote:

Processor topology information is important for a number of processor-resource management practices, ranging from task/thread scheduling, licensing policy enforcement, affinity control/migration, etc. Topology information of the cache hierarchy can be important to optimizing software performance. This white paper covers topology enumeration algorithm for single-socket to multiple-socket platforms using Intel 64 and IA-32 processors. The topology enumeration algorithms (both processor and cache) using initial APIC ID has been extended to use x2APIC ID, the latter mechanism is required for future platforms supporting more than 256 logical processors in a coherent domain.


_________________
鸟⼉唱歌不是因为它们有了答案,⽽是因为它们有歌要唱。
Post 29 Jan 2018, 05:40
View user's profile Send private message Visit poster's website Reply with quote
Display posts from previous:
Post new topic Reply to topic

Jump to:  


< Last Thread | Next Thread >

Forum Rules:
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum
You cannot attach files in this forum
You can download files in this forum


Powered by phpBB © 2001-2005 phpBB Group.

Main index   Download   Documentation   Examples   Message board
Copyright © 2004-2017, Tomasz Grysztar.